A solution to fulfi l both size and power requirements for future photonic integrated circuit (PIC) technologies lies in photonic components scaled beyond the diffraction limit of light. The advantages of such sub-diffraction limited photonics are threefold: small physical device sizes, faster operating speeds, and reduced optical power requirements arising through strong light-matter-interaction. To elaborate on the last point, intense optical localization within such components strongly enhances the typically weak interaction between light and matter, [5] [6] [7] which in turn reduces the energy necessary to obtain a desired effect, for instance electronic modulation of an optical signal or non-linear optical frequency mixing. 8, 9 In order to address these demands, photonic components and even circuits based on surface plasmon polaritons (SPPs), collective oscillations of electrons at metal-dielectric interfaces, were proposed and are showing promise for the scalability and performance challenges of future PICs ( Figure 1 a ) .
Recently, photonic technologies have become universal in global data communications. 1 The unprecedented data bandwidths, ever falling power consumption requirements, and reduced cost margins of on-chip photonics 2, 3 have established a photonic roadmap for scaling down photonic components. 4 A solution to fulfi l both size and power requirements for future photonic integrated circuit (PIC) technologies lies in photonic components scaled beyond the diffraction limit of light. The advantages of such sub-diffraction limited photonics are threefold: small physical device sizes, faster operating speeds, and reduced optical power requirements arising through strong light-matter-interaction. To elaborate on the last point, intense optical localization within such components strongly enhances the typically weak interaction between light and matter, [5] [6] [7] which in turn reduces the energy necessary to obtain a desired effect, for instance electronic modulation of an optical signal or non-linear optical frequency mixing. 8, 9 In order to address these demands, photonic components and even circuits based on surface plasmon polaritons (SPPs), collective oscillations of electrons at metal-dielectric interfaces, were proposed and are showing promise for the scalability and performance challenges of future PICs ( Figure 1 a ) . 10 In this article, we focus on highlighting key features of SPPs that are relevant to PIC technology, such as waveguides, lasers, optical modulators and photodetectors based on enhanced lightmatter interactions using plasmonics. In simple terms, plasmonics can be viewed as "light-on-metal-dielectric-interfaces;" 11 electrons are collectively accelerated and decelerated at metal surfaces by the electric fi eld of light with its corresponding high frequency. However, because conduction electrons have a high scattering rate from nuclei, phonons, and themselves, they experience signifi cant resistive damping. Depending on the portion of the plasmonic optical fi eld residing in the metal, this loss is manageable in a number of on-chip waveguide architectures such that information can span the short distances between components in future compact plasmonic circuits. The key capability of plasmonics is to go beyond the diffraction limit arising from the involvement of electrons in the propagation of light. In particular, the oscillating electrons bind light to the metal surface to form a surface wave, which exponentially decays into the two adjacent half spaces, giving rise to optical mode sizes of opto-electronic devices below the diffraction limit of light. The (de)accelerated metal electrons increase the momentum of light at the surface, reducing its apparent wavelength and thus allowing fi eld localization beyond the diffraction limit of light, which can be utilized to enhance weak optical effects of opto-electronic devices. Under these conditions, surface plasmons can be viewed as optical transformers; their unique dispersion relation allows for large wave vectors, k , (i.e., small wavelengths) at the surface plasmon frequency ( Figure 1b ).
Early studies experimented with nanosized metallic particle chains. While offering remarkably deep subwavelength fi elds by operating at the surface plasmon frequency, these chains of nanoparticles suffered from strong optical attenuation yielding propagation distances shorter than a single micrometer. 13 However, a number of research groups have investigated surface plasmon propagation along metal waveguides with nanostructuring in two dimensions, motivated by the promise of extremely strong lateral confi nement in metal nanowires. 14 
Figure 2
provides an overview of some waveguide architectures considered in the literature, which are all capable of strong optical confi nement with manageable propagation losses. However, only a handful of these examples have experimentally achieved confi nement beyond the diffraction limit. 7 , 15 -17 It is remarkable that just three layers of metal and dielectric can generate extremely strong localization in one dimension. These are the simplest plasmonic waveguide designs: a metal strip surrounded by two insulators (dielectrics) known as an IMI plasmonic waveguide ( Figure 2a ) 15 and the inverse metal-insulator-metal structure (MIM). 16 The IMI guide is the one-dimensional version of the cylindrical nanowire waveguide, which was one of the fi rst to be identifi ed for confi ning light to extraordinarily small lateral fi elds. However, it is the MIM geometry that has received the most attention owing to its ease of fabrication, even though the optical mode of the 2D confi guration (i.e., a hole in metal) experiences a cut-off ( Figure 2b, 2h ) . 16 A number of other approaches utilize the capacitive confi nement effect through nanostructuring waveguide surfaces. Co-planar plasmon polaritons and gap plasmons are related to the MIM geometry but allow 2D confi nement by virtue of being a hybrid of both MIM and IMI designs. 18 , 19 These waveguides have theoretically quite strong fi eld confi nements and have shown clear subwavelength guiding capabilities, however with somewhat limited propagation lengths ( Figure 2d ). The channel plasmon polariton (CPP) waveguide consisting of a V-shaped groove cut into a metal surface has demonstrated actual PIC functionality ( Figure 2e-f ) . 18 Challenges arise for this waveguide type to provide strong confi nement without extremely sharp groove or wedge angles that are diffi cult to fabricate. This results in CPP-based optical circuits being relatively large and comparable to non-plasmonic architectures such as silicon photonics. 18 The inverse structure to the V-groove CPP waveguide is a metallic wedge, which faces similar fabrication control challenges, but it is expected to deliver strong fi eld enhancement. 20 , 21 Combining dielectric and plasmonic waveguide principles also has attracted a lot of attention from researchers. For example, a dielectric strip placed on a metal plane yields plasmonic confi nement perpendicular to the surface and dielectric confi nement parallel to the metal. While these so-called dielectric loaded SPP waveguides exhibit high optical confi nement, their propagation lengths are essentially similar to those of SPPs on a fl at metal-dielectric interface ( Figure 2c ) . 22 -24 However, we note that a general design-limiting consideration for dielectricplasmon-based waveguides is that the propagation loss of SPPs increases with the cubed refractive index of the adjacent dielectric. Employing higher refractive index materials to form a dielectric waveguide therefore increases losses, a problem also exhibited by all plasmonic waveguides that utilize a single dielectric material. When incorporating semiconductor materials, which have the highest refractive indices of all transparent materials at optical frequencies, losses become prohibitive. However, this design can be improved upon signifi cantly when the dielectric core is brought into close proximity to a metal layer but is kept separated by a nanometer thin gap. The resulting optical mode Figure 1 . Plasmonics for emerging ultra-compact and high performance integrated circuits. (a) Schematic of plasmonic integrated circuit components featuring high functionality on small wafer footprints. 2 With the strongly enhanced light-matterinteraction of plasmonics devices, the seamless integration of plasmonic and electronic (i.e., complementary metal oxide semiconductor) components featuring similar device lengths is possible. The scale bar being on the order of the operating telecommunication wavelength (1.3-1.55 μ m) highlights such nanoscale compact circuit architecture. (b) The unique dispersion relation of surface plasmon polaritons (SPPs), collective electron oscillations at metal-dielectric interfaces, yields extremely high wave vectors ( k ) capable of producing nanoscale optical fi elds, where c is the speed of light in vacuum, and ω sp is the surface plasmon polariton angular frequency.
is a hybrid plasmon polariton (HPP), which pulls the optical mode into the nanometer gap layer. 25 , 26 The HPP waveguide features a deep-subwavelength mode down to about one-tenth of the diffraction limit of light in each lateral direction, yet with reasonable propagation lengths, since only a small amount of the optical fi eld resides in the metal, with a signifi cant portion of the energy being in the low refractive index gap (blue layer in Figure 2g ) . 17 , 26 A number of confi gurations based on this principle have now been proposed and demonstrated, all with excellent confi nement and propagation characteristics. 25 -29 When benchmarking the performance of single dielectric plasmonic waveguides, for example a cylindrical IMI nanowire and a cylindrical MIM hole in metal, against the HPP waveguides, the latter exhibits an advantage in terms of propagation length versus achievable optical confi nement ( Figure 2h ) . 21 , 26 Table I provides a comparison of the optical mode confi nement and propagation length for experimental and theoretical demonstrations of various plasmon waveguide architectures.
With a number of promising plasmonic waveguides experimentally demonstrating confi nement beyond the diffraction limit, 15 -17 , 20 , 22 we focus our discussions on recent results of the HPP approach, which show promise for mode size scaling with semiconductor materials and hence viability for on-chip opto-electronic PICs ( Figure 2g-h and Figure 3 ). Although the optical fi elds within the hybrid plasmon architecture are diffi cult to observe directly, recent experiments have shown how compact they can be. In a recent experiment, laser light was launched into the HPP waveguide and measured from a cut section of the waveguide to reveal the fi eld distribution of a tiny mode (red) "spot" ( Figure 3a ) . 17 The mode size here is about 50 × 60 nm 2 corresponding to just 3% of the diffraction limited area. The optical wavelength of the laser beam illuminating the waveguide was λ illumination at 633 nm. To achieve this result, we used near-fi eld scanning optical microscopy to map the electric fi eld distribution near the output slice through the structure, which was created using focused-ion-beam milling. In order to explore the HPP waveguide's potential as a spectral broadband interconnect, these waveguides were tested by launching beams with wavelengths ranging from 633 to 1427 nm. For instance, Figure 3b shows the mode height and width of the waveguide excited with an (infrared) IR excitation wavelength of 1427 nm, resulting in a mode height and width of 65 and 210 nm, respectively, which are 0.04 and 0.14 times the diffraction limit ( λ 2 /4), where λ is the free-space wavelength. These results highlight the broadband strong optical confi nement of the HPP mode, which originates from the non-resonant waveguide design. 17 , 26 For passive optical interconnects, where bits of information are simply routed but not actively switched, two criteria are of fundamental importance: fi rst the optical waveguide mode size, which also infl uences the bending radii and circuit compactness, and second the lateral waveguide-towaveguide packing density (i.e., the pitch between two waveguides or photonic components without risking crosstalk). Regarding the latter, the HPP waveguide experiences reduced crosstalk due to the strong optical confi nement, both vertically ( z ) and horizontally ( x ) ( Figure 3a -b ). For example, Figure 3c shows simulation results of the coupling length defi ned as the length required for a 50% energy transfer between two identical waveguides; this coupling length between two neighboring hybrid plasmonic waveguides is much larger compared to the dielectric case, here silicon-on-insulator (SOI) 30 waveguides, suggesting a clear reduction in crosstalk for closely spaced waveguides as compared to the pure dielectric case.
Plasmonic light sources
Nanoscale plasmon lasers are a potential solution to the challenge to fi nd suitable surface plasmon sources for ultra-compact plasmonic circuits. 32 , 33 Surface plasmon lasers operate by amplifi cation of surface plasmons instead of light, and consequently show distinct operation features compared to classical lasers; the strongly confi ned electromagnetic fi elds within a plasmonic laser cavity allow for extremely compact devices, which have been shown to dramatically enhance the spontaneous emission rate due to the Purcell effect, which quantifi es the enhancement of the spontaneous emission rate of an emitter relative to its free-space value. 34 -36 In particular, this Purcell effect can be enormous in low-dimensional plasmonic nanostructures due to an anomalous scaling with frequency. 34 This capability to enhance all light matter interactions inside the laser can lead to exceptionally fast response times even at long wavelengths, away from the surface plasmon resonance. 34 , 36 Furthermore, the Purcell enhancement can drastically modify the build-up of inversion and stimulated emission (i.e., population inversion) into the dominant laser mode, most notably through a high spontaneous emission factor, β -factor, which is the ratio of spontaneous emission coupled to the laser mode, compared to all the other modes. Signifi cantly, enhancing β reduces the onset of stimulated emission for lasing, which potentially enables low thresholds despite the high losses of metal-dielectric nanostructures. 37 , 38 While the potential for low thresholds has attracted much attention, plasmon lasers currently still have signifi cant thresholds owing to the high intrinsic ohmic loss of metals. 32 , 33 We have discussed how metals can confi ne light in one or two dimensions using either electron oscillations to store optical energy or surface charge to generate a capacitive confi nement effect. To construct a laser, however, a feedback mechanism must be provided, which can be realized by a cavity. A number of breakthroughs in plasmon lasers have provided for a range of devices that use plasmonic confi nement with various dimensionality ( Figure 4 ) . 32 -34 One-dimensional plasmonic confi nement lasers ( Figure 4a ) are typically composed of either a square-or circle-shaped cavity relying on a whispering-gallery mode type resonator, typically a circular or hemispherical enclosure featuring total internal refl ection ( Figure 4b ) 39 , 40 or a FabryPérot type resonator 41 ( Figure 4c ). Plasmonic waveguides, such as a semiconductor nanowire, can provide laser gain in a waveguide geometry, for instance, deploying the HPP geometry, which offers strong two-dimensional optical confi nement ( Figure 4d ), can achieve laser action in a Fabry-Pérot type confi guration ( Figure 4e ) 32 , 38 or in a coaxial cavity type ( Figure 4f ) . 42 While these aforementioned cavity confi gurations provide the necessary feedback for laser action, they cannot be reduced in size in the unbound dimensions beyond the diffraction limit. In order to reduce the laser size below this fundamental limit, one solution is to raise the operation frequency to the surface plasmon frequency. An ultimate nanolaser with a full 3D optical confi nement considerably smaller than the wavelength can have a spherical design ( Figure 4g ). Here two design options are conceivable; either the gain material is in the center surrounded by a metal shell defi ning the cavity, or the inverse is also possible. Although the latter confi guration has been and (f) a coaxial type resonator. 42 (g) Two possible confi gurations of a spatially localized resonator featuring 3D optical confi nement. (h) Localized plasmon laser demonstration utilizing a (14 nm) gold core surrounded by an Oregon Green (OG 488 nm) dye-doped silica shell. The left panel showing the electric fi eld intensity (unity normalized) of the particle resonator indicates a strongly localized fi eld at the metal particle (red area). 43 experimentally demonstrated in solution with dye molecules as the gain medium ( Figure 4h ) , 43 this confi guration awaits followup work, especially in the solid-state regime with semiconductor gain materials, before this strong scaling potential can be exploited for PIC technology.
A natural challenge for all types of plasmon lasers is to couple the lasing signal effi ciently into an on-chip waveguide, due to both metal enclosures associated with the plasmonic confi nement 40 -42 and a mismatch in the speed of waves inside and outside the laser cavity. If the cavity feedback is too strong, only a small amount of useful light will escape the cavity before being absorbed by the metal regions; if the feedback is too weak, the laser threshold becomes unmanageable. The most plausible PIC laser solutions must therefore allow for highly integrated waveguide-to-laser designs. Most importantly, in addition to strong coupling to the on-chip waveguide, coupling to external radiation and non-radiative loss due to the metal should be minimized. A promising design that provides such balance of the various loss channels is achieved by crossing a metal strip with a thin semiconductor nanobelt, creating a waveguide-integrated nanolaser cavity at the crossing point that allows the coupling of laser emission effi ciently (>70%) into the semiconductor waveguide. 44 A remaining challenge for this new class of laser is electrical injection under ambient conditions, which is essential for on-chip integration with electrical data input. In particular, challenges arise from the small design window in optimizing both optical and electrical constraints, leaving the optical laser mode and the loss balance mostly undisturbed. However, the metals needed to create plasmon lasers that can carry electrical drive current confi ne the optical mode and act as a heat sink. Furthermore, the small laser cavity dimensions, and hence high optical mirror and intrinsic metal ohmic losses, impose challenges for plasmon nanolaser operation at room temperature. However, recently a nano-square laser cavity confi guration ( Figure 4b ) has achieved room temperature operation. 39 This design features strong confi nement while simultaneously having low metal loss by employing a hybrid plasmonic waveguide design and also exhibits low radiation loss due to total internal refl ection of HPPs. Additional plasmon laser design challenges originate when direct bandgap semiconductors with high gain such as III-V and II-VI compound semiconductors are employed, calling for a hybrid plasmon approach that limits cavity options. The problem is that insulating regions must be used where light interacts most strongly with the metal to ensure no electrical shorting, which in turn prohibits electrical injection. For this reason, most electrically injected metal-based lasers do not utilize plasmonic modes, which bind to the high loss metallic regions, but photonic modes reside in low loss dielectric regions and provide no downscaling of the optical mode size beyond the diffraction limit. 45 The cavity of a plasmonic laser requires the smallest possible losses from the metal calling for minimizing the imaginary part of the dielectric function. The best material choices for the gain therefore are the direct bandgap semi conductors such as many III-V and II-VI compound semiconductors. Regarding the choice of the metal, silver and gold thus far show the lowest metal loss, although it is still high. 46 -48 Furthermore, for effective electrical pumping of these lasers, controlling the doping level of semiconductor nanostructures precisely is still part of ongoing research; however, some progress has been made with monolayer doping materials followed by rapid-thermal-annealing.
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Optical modulation
A fundamental function of PICs and the emerging nanoscale plasmonic counterparts is to encode (i.e., switch) and route data. Related to switching, there are generally four options when electrical and optical processes are to be considered, classifi ed by the 2 × 2 matrix shown in Figure 5 a . The matrix assumes that we wish to modulate either an electronic or optical signal by some form of either an electronic or optical gate. For instance, transistors are well-known examples in which an electrical signal can be switched by an electrical gate. 51 The same electrical signal switched by an optical gate can be referred to as an optical transistor, which resembles a photodetector. 52 , 53 The remaining functions rely on non-linear optics and currently are very weak effects requiring long interaction lengths and/or high optical power. For example, an all-optical switch, where an optical signal is encoded by an optical gate, requires high power laser beams to achieve the necessary gating effect. 54 -56 The last approach is to switch an optical signal electrically, which is the function of an electro-optic modulator (EOM). 57 -60 This is a fundamental element of optical interconnects, as it is the conversion point between electronic and optical information. The alternative approach to EOMs, direct modulation of the laser, is generally avoided in on-chip circuit designs due to the interference of laser dynamics with the modulated signal, causing unstable signals. 2 , 3 Figure 5b schematically shows a commonly used EOM approach; a continuous wave (cw) laser beam enters a parallel-plate capacitor, and the data carrying voltage applied to the capacitor encodes data onto the cw optical laser beam by changing the refractive index of the optical mode. Utilizing this change of the real or imaginary part of the refractive index, either an interferometer-type phase modulator (e.g., Mach-Zender) or a linear electro-absorption modulator can be designed, respectively. Typical active materials for phase modulators are lithium niobate via shifting the optical nonlinear coeffi cient, which refers to a non-linear response of a material's polarization as a function of electric fi eld intensity, 61 InP quantum wells, 3 free carrier modulation of silicon, 62 -65 and highly non-linear polymers. 66 Absorption modulators have been realized using carrier modulation of silicon, 5 graphene, 67 and indium tin oxide (ITO). 7 ITO belongs to the class of transparent conducting oxides that can be doped depending on the oxygen vacancy and interstitial metal dopant concentrations. 68 , 69 Furthermore, the carrier density can be greatly tuned when ITO becomes part of a metal-oxide-semiconductor (MOS)-capacitor design upon applying an electrical bias, which can be used to modulate the optical signal. 7 , 70 The opportunity for plasmonic electro-optic modulation arises from the enhanced interaction of the light beam with the active material related to modulation. With the emerging technology of silicon photonics for PICs, high extinction ratio EOMs have been demonstrated in silicon-on-insulator waveguide designs by increasing or decreasing the free carrier density in the silicon waveguide core. 62 -64 However, to achieve high modulation depth (>10 dB), not only signifi cant voltages ( ∼ 10 V) are required, but also large device sizes (typical mm to cm) to accumulate the necessary 180° phase change. 62 The wafer footprint can be reduced to tens of micrometers by deploying a ring-resonator, but with drastically reduced optical bandwidth to the sub-nanometer range and temperature instabilities associated with high quality cavities. 63 Absorption modulators have been realized using novel materials such as graphene, which show improved extinction ratios over silicon-only free carrier modulators due to the graphene's potential to change its absorption as a function of applied voltage (i.e., via shifting the Dirac-Point, the position in reciprocal space where the six Brillouin corners meet). 67 Plasmonic EOMs, in particular absorption types, have been proposed 71 and demonstrated, 5 , 7 , 72 indicating a promising path for light-matter enhanced switches. The fi rst plasmonic waveguidebased modulator utilized the MIM waveguide geometry forming a capacitor ( Figure 6a ) . 5 The internal device mechanism is to change the refractive index of a sandwiched silicon layer between the two metal layers, forming an electrical capacitor. Applying a voltage bias between the metal and the silicon leads to carrier accumulation and a shift of the silicon's optical dispersion. The device geometry ( Figure 6a ) features a very compact design (length = 2.2 μ m) and exhibits effi cient modulation depths of 10 dB for ∼ 1 volt of applied bias at telecommunication wavelengths (1.3-1.55 μ m) ( Figure 6b ) . 5 While the demonstrated insertion loss in the ON-state (no voltage) was rather high (-20 dB), the free space-to-MIM waveguide coupler can be optimized to reduce this high loss. A different design demonstrated a SOI waveguide-integrated electro-absorption EOM featuring the HPP mode. This compact (3-λ -long) EOM is based on a silicon waveguide and supports a MOS-type HPP mode ( Figure 6c ) . 7 The maximum of the electric fi eld intensity resides in a 10-nm-thin layer overlapping with the active material, ITO. A signifi cant amount of light remains in the silicon core, which allows for extremely low on-chip insertion losses in the ON-state of only -1 dB for a 3-λ -long device, 7 which is signifi cantly lower than non-plasmonic architectures because of a much shorter device length and low impedance mismatch for the optical mode to propagate through the device. 7 , 62 The device's switching mechanism originates from a formed accumulation layer at the ITO-SiO 2 interface, which alters the free carrier absorption and thus converts the low-loss ITO in the ON-state to a high-loss metal-like material in the OFF-state (voltage applied). Design synergies are generated through utilizing the metal pad to create the plasmonic optical mode that also serves as an electrical contact. The modulation depth of this modulator exceeds 1 dB/ μ m, which is remarkable compared to SOI devices that operate as a phase shifter 62 ( Figure 6d ). Since the deployed HPP mode is broadband in nature, 17 a similar broadband operation range is expected and was demonstrated (i.e., 1000 nm), 7 implying design fl exibility with respect to wavelength-divisionmultiplexed 74 circuitries. Furthermore, given the small device size of these two electro-optic modulators, 63 -65 the resulting capacitance and resistance are limited, in other words, RC delay time and hence upper limit of the operation speed can be estimated to be hundreds of GHz with a low power consumption of only a few to tens of fJ/bit, an improvement of close to three orders of magnitude over non-plasmonic devices. 5 , 7 This low (a) Generally there are four possibilities for logic using optics and electronics. For photonic integrated circuits (PICs), 3 three options are of interest; electrical data can be encoded onto an optical beam via electro-optic modulator. An all-optical approach has high potential for ultra-fast switching. When PIC elements are combined with electronic ICs, a photonic transistor is of interest that essentially is an optically gated electrical transistor or a photodetector. (b) Of particular interest for PICs is the electro-optic modulator, since it allows for stable laser operation and standardized optical power levels inside the circuit. 5 , 7 The schematic shows how a voltage ( V gate ) induced free carrier change ( n carrier ) leads to a shift of the active material's relative permittivity ( Δ ε r ( ω ), with ω being the angular frequency) and consequently to a shift in the real and imaginary part ( Δ κ ) of the propagating modal index. With these two methods, either a phase 62 or an absorption modulator power consumption is a necessity for future optical communication links 75 and exemplifi es the potential of plasmonics in PICs.
Photodetection
In a plasmonic PIC following the generation, routing, and modulation of surface plasmons, these data packages have to be converted from the optical into the electrical domain, which can be realized via a photodetector. Even for photonic-plasmonic hybrid circuits, there are a number of important reasons why such an integrated plasmonic detector provides advantages over conventional detectors. Similar to the surface plasmon source, waveguide, and modulation, the plasmonic detector can be of nanoscale dimensions, offering multiple advantages such as (1) higher integration densities, (2) low device capacitance for fast transit times, allowing for higher bandwidth operation, and (3) reduced energy to operate, owing to enhanced light matter interactions. When shrinking the detector's size, there can be a clear reduction in its response time; however, the reduced absorption of the medium (typically a semiconductor) limits the sensitivity, defi ned as the minimum light intensity, and responsivity (i.e., gain), defi ned as photocurrent per light intensity. With emerging active plasmonics, plasmonic detectors have the potential to counteract this size down-scaling absorption degradation by enhancing the material absorption similar to the manner in which spontaneous emission is enhanced by the Purcell effect in plasmon nanolasers. 32 , 33 , 38 , 39 Toward achieving strong photo-absorption, the local density of states (LDOS) inside the absorbing semiconductor region should be enhanced, however without introducing unfavorable quenching channels. 76 , 77 Plasmon-based photodetection of PICs can be categorized into two scenarios: the optical data arrive (1) in a diffraction limited waveguide, such as in silicon photonics or (2) in a subwavelength, as in the plasmonic case. In the former, the challenge is to fi rst impedance-mode-match the large photonic mode to a tiny plasmonic one before it can be absorbed and hence detected. The fi eld of nanofocusing explores various approaches for concentrating light into deep subwavelength volumes for photodetection such as the use of apertures to confine optical beams, 78 , 79 nanoantennas, 80 and tapered nanometallic waveguides. 15 , 16 With nanoantennas being helpful for light harvesting, photodiodes convert light into a photocurrent. The Halas group has recently shown that these two independent functions can be combined into one device, where resonant plasmons created by a plasmon nanoantenna absorbing photons create "hot" electrons, which can tunnel across a Schottky-barrier, producing a photocurrent. 81 For case (2) , where the optical data carrying the waveguide's mode size is of the same order as the nanoscale absorber of the detector, no impedance transformer is needed. Figure 6a highlights this scenario for an integrated MIM slot-waveguide, where the deep-subwavelength data-carrying mode is converted into electrical data. 82 , 83 LDOS-enhanced absorption can, for instance, be achieved by utilizing the electric fi eld enhancement of metallic nanoparticles in combination with highly absorbing quantum dots, thus boosting sensitivity and responsivity. 84 In recent work, graphene, in conjunction with sheets of quantum dots, was utilized to produce a giant photocurrent gain (10 8 A/W) and simultaneously sensitivities down to tens of fW of optical power. 85 However, this device requires a voltage reset step, which slows the device response time down to 10 msec. Furthermore, Falk et al. demonstrated all-electrical plasmon detection at the nanoscale ( Figure 6b ) . 86 This plasmon detector is based on the near-fi eld coupling between guided plasmons and a nanowire fi eld-effect-transistor. Gating the transistor can increase the number of electrons per plasmon from 7 The metal-oxide-semiconductor (MOS) design features a plasmonic hybrid plasmon polariton mode, which concentrates the mode's electric fi eld and allows for good modal overlap with an active indium tin oxide (ITO) layer. (d) The modulator performance yields a record-high 1dB/ μ m extinction ratio and is a direct result of the plasmonic MOS mode and the active material's (ITO) ability to alter its optical loss. 7 Increasing the device length results in stronger modulation down to -5 dB and -20 dB for 5 (black triangles) and 20 μ m (black dots) long devices, respectively. No modulation was observed for reversed bias polarity when the ITO layer was omitted in control devices (black squares). The MOS capacitor operation is indirectly verifi ed by a low leakage current (red dots) of about half a nano-ampere. 0.1 up to 50. 86 However, the plasmon detection sensitivity could be improved by deploying an avalanche photodiode potentially allowing for electrical detection down to the single plasmon level. Regarding material choices, an ideal material for photodetection in the telecommunication frequency band is germanium, since it provides high absorption ( ∼ 10 4 cm -1 ) and can readily be integrated with silicon technology. Looking ahead at power consumption and speed performance requirements of future plasmonic circuits, the nanoscale dimensions of plasmonic photodetectors automatically lead to capacitances as low as sub fF, an improvement of up to two orders of magnitude. 82 Hence if the contact resistance can be made on the order of hundreds of ohms, the resulting device operating speed shall exceed THz, which would denote a leap forward from the current 40 GHz. 87 , 88 In addition, similar to the light sources and modulators we have discussed before, plasmon waveguide metal bars can be used elegantly as electrical connectors carrying electrical data away from the absorbing semiconductor, thus allowing for a densely integrated circuit design ( Figure 7 a ) .
Power considerations
The two aforementioned advantages of plasmonic integrated circuits, namely dense integration and high performance (i.e., speed), might not be their ultimate selling points. In fact, it might be power consumption and effi ciency (i.e., the number of photons needed to transmit a bit of information) that provide the necessary business case for these circuits to become commercialized. The rationale behind such outlook is based on reports claiming that the amount of energy used for our data-hungry internet, mobile applications, and server farms is doubling about every 19 months. 89 To make the case even more dramatic, already 2% of all electricity in the United States is used for data centers. 90 Data communication is so power hungry because the energy per bit required for communication is about three orders of magnitude larger than the energy per bit required for logic and storage. 91 In the optical domain, this translates to an energy amount of 100,000 k B T , where k B is the Boltzmann constant, and T the operation temperature. Thus, a natural aim of future circuits, whether they are electric, photonic, plasmonic, or hybrids thereof, is to reduce the energy per bit. For PICs, this means reducing the photons per bit, which brings us to the question of what building block of plasmonic PICs might be the limiting factor? It is arguable that noise limits (i.e., shot and Johnson noise, which originate from the discrete electron transport, and thermal noise, respectively) of the photodetector will dictate this minimal photon per bit function of future PICs. A fundamental analysis of the shot and Johnson noise of photodetectors reveals an optical power limit for the photodetector corresponding to about 4 k B T times the data bandwidth, suggestive of orders of magnitude scaling potential compared to current light-level standards of the order of several milliwatts of optical power. 91 And even though the energy per bit function is expected to fall in the long run, it might take a while before all-plasmonic circuits are considered by the industry. As an interim step, plasmonics could become important in hybrid circuits consisting of passive photonic elements and active plasmonic switching and light-manipulation devices. With the current trend for photonic PICs to deliver more bandwidth by . Photodetection schemes for plasmonic integrated circuits. (a) A tiny light absorbing semiconductor particle (e.g., germanium (Ge) for circuits operating at telecommunication frequencies) is placed at the end of a plasmonic waveguide for local density of states enhanced absorption of the incoming optical data, creating electron-hole pairs. These carriers can be extracted via electrical leads made from the same surface plasmon polariton waveguide, allowing for a densely integrated design. For low power consumption and high speed circuits, the goal for the detector is to reduce its capacitance by shrinking its size into the nanoscale. 82 Inset, high fi eld intensity (| E | 2 ) of the absorber region. The colors show the intensity (magnitude of the Poynting vector) in the y -direction, and the arrows indicate the direction and magnitude of the tangential electric fi eld ( E x and E z ). (b) Crossing a metal and semiconductor nanowire sets up a Schottky-junction, back-gated transistor, which can be used for sensitive detection of single surface plasmons. Inset, scanning electron micrograph of the main panel, overlaid with the photocurrent through the Ge nanowire as a function of laser position. Laser power P = 2.0 μ W, wavelength λ = 532 nm, V bias = 0, V gate = 0, I = photocurrent, and I SPP the photocurrent portion of the surface plasmon polariton, I left the portion of the current being collected on the left, and I right the current being collected on the right. 86 adding more parallel channels and increasing the data rate per channel, 92 the optical intensities in the waveguides can lead to two-photon absorption, increasing free carrier absorption, which reduces the optical intensity in the circuit and consequently adds thermal losses. While these parasitic effects are unavoidable, optically generated electrical carriers could be harvested through an on-chip photovoltaic effect. 93 The recovered electricity could then be fed back into driving other electronic components in the circuit, thus saving overall energy.
Conclusion
Ongoing trends for more computing power and faster communications make a compelling case for photonic integrated circuits employing plasmonic elements. These novel on-chip platforms are promising candidates to deliver high performance circuits in terms of saving material and wafer real estate, as well as energy, and to deliver high data bandwidth performance. Signifi cant progress on individual building blocks points to the potential of such high performance circuits, mainly owing to small device footprints, novel physical effects, and smart integration by exploiting synergies between optics and electronics-a natural advantage of plasmonics (i.e., metal optics). The driving force behind such progress lies in material, fabrication, and design developments as well as demand side effects, such as the desire for everincreased computing power and data connectivity. However, there are still opportunities for research, such as solving the challenge of effi cient coupling optical fi elds below the diffraction limit of light between devices, the loss penalty of plasmonics, and seamless integration of multiple components into circuits.
